UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/595,168	03/16/2006	Atsushi Tabuchi	CNP-US030140	3831
	7590 03/26/201 OUNSELORS, LLP		EXAMINER	
1233 20TH STI	REET, NW, SUITE 70		SHAH, TUSHAR S	
WASHINGTON, DC 20036-2680			ART UNIT	PAPER NUMBER
			2184	
			MAIL DATE	DELIVERY MODE
			03/26/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
	10/595,168	TABUCHI, ATSUSHI
Office Action Summary	Examiner	Art Unit
	TUSHAR S. SHAH	2184
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet with th	e correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING E - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statul Any reply received by the Office later than three months after the mailine earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICAT .136(a). In no event, however, may a reply b d will apply and will expire SIX (6) MONTHS f te, cause the application to become ABANDO	ION. e timely filed rom the mailing date of this communication. DNED (35 U.S.C. § 133).
Status		
1) ■ Responsive to communication(s) filed on <u>05 I</u> 2a) ■ This action is FINAL . 2b) ■ This action for allowed closed in accordance with the practice under	is action is non-final. ance except for formal matters,	
Disposition of Claims		
4) Claim(s) 1-4,8,9 and 13-19 is/are pending in the specific state of the above claim(s) is/are withdrast state of the above claim(s) is/are allowed. 5) Claim(s) 1-4,8,9,13-19 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or specific state of the above claim(s) are subject to restriction and/or specific state of the above claim(s) are subject to restriction and/or specific state of the above claim(s) are subject to restriction and/or specific state of the above claim(s) is/are pending in the above claim(s) is/are pending in the above claim(s) is/are withdrast specific state of the above claim(s) is/are withdrast specific state of the above claim(s) is/are pending in the above claim(s) is/are withdrast specific spe	awn from consideration.	
9) The specification is objected to by the Examin 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	cepted or b) objected to by the drawing(s) be held in abeyance.	See 37 CFR 1.85(a). objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bureat * See the attached detailed Office action for a list	nts have been received. nts have been received in Applic ority documents have been rece au (PCT Rule 17.2(a)).	cation No eived in this National Stage
Attachment(s)	A) □	ory (DTO 442)
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 	4) Interview Summ Paper No(s)/Ma 5) Notice of Inform 6) Other:	

This action is in response to the Request for Continued Examination filed on November 5th, 2009.

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/5/2009 has been entered.

Claim Objections

2. Claims 1-4 and 13-19 are objected to because of the following informalities:

Claim 1, at line 7, reads "the second node being having..." It appears the word "being" should be deleted. Claims 2-4 and 13-19 contain similar issues.

Claim 13, at line 4, reads "as second data." It appears this should read "as the second data," in order to maintain proper antecedent basis.

Application/Control Number: 10/595,168 Page 3

Art Unit: 2184

Claim 19, at line 2, reads "the second node serves and the cycle master." It appears this should read "the second node serves as cycle master."

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-4, 8, 9, 11 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Stallkamp US Patent No. 6,895,009 B1 (hereinafter Stallkamp) in view of Domon US Publication No. 2003/0014679 A1.

Referring to claim 1, Stallkamp discloses, a data conversion system comprising:

A first and second node in which one of the first and second node (A/V devices 108 and 110, Stallkamp Fig. 1) on an IEEE1394 bus (isochronous network 104 is IEEE 1394 compliant, Stallkamp, column 4, lines 56-60) serves as a cycle master (Master 106, Stallkamp Fig. 1), the second node being having a data conversion unit configured to synchronize second data generated by the conversion of the first data in the second node with an external reference signal, the second not to out put the data,

Application/Control Number: 10/595,168 Page 4

Art Unit: 2184

an external synchronizing signal receiver (SYNC 254, Stallkamp Fig. 2) for receiving an external reference signal (house reference signal 225, Stallkamp Fig. 2) provided on at least one of the first and second nodes (the house reference signal is provided to each node by the bus 102, Stallkamp Figs 1 and 2),

a synchronization adjustment unit for synchronizing a frequency of the cycle start packet output from the cycle master with a frequency of the external reference signal received by the external synchronizing receiver, by carrying out feedback control of a clock source frequency (The synchronizer utilizes a feedback loop 401 to generate a locked cycle time, column 6, lines 30-43) of the cycle master using the external reference signal (Synchronizer 254 synchronizes the operating frequencies of AV devices and enables data based in one time domain to be transmitted over an isochronous bus of a second time domain, Stallkamp column 5, lines 10-20).

It is noted that Stallkamp does not appear to explicitly disclose, the first node being configured to transmit first data to the second node at a transfer rate synchronized with a cycle start packet output from the cycle master.

However, Domon discloses, the first node being configured to transmit first data (Digital Video data is mapped into isochronous packets and received by a digital video player 220, Domon page 6, paragraph 0098 lines 3-8 and paragraph 0099, lines 1-3) to the second node at a transfer rate synchronized with a cycle start packet output from the cycle master (the cycle master outputs a cycle start packet to the other nodes in the network to synchronize them to the master, Domon page 1, paragraph 0017, lines 1-5),

Stallkamp and Domon are analogous art because they are from the same field of endeavor, namely, they both synchronous video data transmitted over an IEEE 1394 bus.

At the time of the invention, it would have been obvious to one of ordinary skill in the art, having the teachings of Stallkamp and Domon before him or her, to enhance the communication and conversion methods of Domon with the synchronization with the house reference signal of Stallkamp.

The suggestion/motivation for doing so is present in Stallkamp, column 1 lines 59-67, where it states that A/V data may have been generated based on a clock and rate different from that of the isochronous bus used to transmit it and therefore the house reference signal with allow synchronization with both clock rates.

Therefore it would have been obvious to combine Domon with Stallkamp to obtain the invention as recited in the instant claim.

As per claim 2, it is noted that Stallkamp does not appear to explicitly disclose, the first data and the second data are image data, and the first data is a video signal in DV format and the second data is an analog video signal or SDI video signal.

However Domon discloses, the first data and the second data are image data, and the first data is a video signal in DV format and the second data is an analog video signal or SDI video signal (the digital video player 220 decodes the DV format data and outputs an analog video signal, Domon page 6, paragraph 0098, lines 6-8).

Stallkamp and Domon are analogous art because they are from the same field of endeavor, namely, they both synchronous video data transmitted over an IEEE 1394 bus.

At the time of the invention, it would have been obvious to one of ordinary skill in the art, having the teachings of Stallkamp and Domon before him or her, to enhance the communication and conversion methods of Domon with the synchronization with the house reference signal of Stallkamp.

The suggestion/motivation for doing so is present in Stallkamp, column 1 lines 59-67, where it states that A/V data may have been generated based on a clock and rate different from that of the isochronous bus used to transmit it and therefore the house reference signal with allow synchronization with both clock rates.

Therefore it would have been obvious to combine Domon with Stallkamp to obtain the invention as recited in the instant claim.

As per claim 3, the first node serves as cycle master for data transfer (AV devices 108 and 110 may function as the cycle master and maybe a device such as a digital video camera, Stallkamp column 3, lines 17-19 and 37-41).

As per claim 4, Stallkamp discloses, the second node comprises a second synchronization adjustment unit (SYNC 254, Stallkamp Fig. 2),

the frequency of the cycle start packet is linked with the frequency of the reference signal (Synchronizer 254 synchronizes the operating frequencies of AV

devices and enables data based in one time domain to be transmitted over an isochronous bus of a second time domain, Stallkamp column 5, lines 10-20) by the synchronization adjustment unit of the node that serves as the cycle master (Either AV node 108 or AV node 110 may serve as cycle master, column 3, lines 37-41) (Therefore the second node, node, whether 108 or 110, may serve as the cycle master and synchronize itself internally).

Referring to claim 8, similar limitations as in claim 1 are recited. Therefore the rejection of claim 1 applies to claim 8.

As per claim 9, similar limitations as in claim 2 are recited. Therefore the rejection of claim 2 applies to claim 9.

As per claim 13, it is noted that Stallkamp does not appear to explicitly disclose, the first node is hardware comprising an 13940HCI compliant IEEE1394 interface for outputting a video signal in DV format as first data, and the second node is data conversion hardware for outputting an analog video signal or SDI video signal as second data.

However, Domon discloses, the first node is hardware comprising an 13940HCI compliant IEEE1394 interface for outputting a video signal in DV format as first data, and the second node is data conversion hardware for outputting an analog video signal or SDI video signal as second data (the digital video player 220 decodes a digital video

signal of DV format received from the IEEE1394 bus and outputs an analog video signal, Domon page 6, paragraph 0098, lines 6-8)..

Stallkamp and Domon are analogous art because they are from the same field of endeavor, namely, they both synchronous video data transmitted over an IEEE 1394 bus.

At the time of the invention, it would have been obvious to one of ordinary skill in the art, having the teachings of Stallkamp and Domon before him or her, to enhance the communication and conversion methods of Domon with the synchronization with the house reference signal of Stallkamp.

The suggestion/motivation for doing so is present in Stallkamp, column 1 lines 59-67, where it states that A/V data may have been generated based on a clock and rate different from that of the isochronous bus used to transmit it and therefore the house reference signal with allow synchronization with both clock rates.

Therefore it would have been obvious to combine Domon with Stallkamp to obtain the invention as recited in the instant claim.

As per claim 14, Stallkamp discloses, the second node comprises the external synchronizing signal receiver and synchronization adjustment unit (both nodes receive the house reference clock 102, and contain a Sync unit 254, Fig. 2), and serves as cycle master for data transfer (column 3, lines 36-42).

As per claim 15, Stallkamp discloses, the first node comprises the synchronization adjustment unit, the second node comprises the external synchronizing signal receiver and synchronization adjustment unit (both nodes receive the house reference clock 102, and contain a Sync unit 254, Fig. 2),

It is noted that Stallkamp does not appear to explicitly disclose, the cycle start packet frequency is synchronized with the frequency of the external reference signal received by the external synchronizing signal receiver by means of the synchronization adjustment unit of the node that serves as cycle master.

However, Domon discloses, the cycle start packet frequency is synchronized with the frequency of the external reference signal received by the external synchronizing signal receiver by means of the synchronization adjustment unit of the node that serves as cycle master(the cycle master outputs a cycle start packet to the other nodes in the network to synchronize them to the master, Domon page 1, paragraph 0017, lines 1-5),

Stallkamp and Domon are analogous art because they are from the same field of endeavor, namely, they both synchronous video data transmitted over an IEEE 1394 bus.

At the time of the invention, it would have been obvious to one of ordinary skill in the art, having the teachings of Stallkamp and Domon before him or her, to enhance the communication and conversion methods of Domon with the synchronization with the house reference signal of Stallkamp.

The suggestion/motivation for doing so is present in Stallkamp, column 1 lines 59-67, where it states that A/V data may have been generated based on a clock and

rate different from that of the isochronous bus used to transmit it and therefore the house reference signal with allow synchronization with both clock rates.

Therefore it would have been obvious to combine Domon with Stallkamp to obtain the invention as recited in the instant claim.

As per claim 16, Stallkamp discloses, when the first node serves as cycle master, the external reference signal received by the external synchronizing signal receiver of the second node is transmitted from the second node to the first node by asynchronous transfer of an IEEE 1394 interface (column 3, lines 50-54).

As per claim 17, Stallkamp discloses, a dedicated synchronization signal line for transmitting the external reference signal received by the external synchronizing signal receiver of the second node from the second node to the first node when the first node serves as cycle master (House reference clock 102, Figs 1 and 2).

As per claim 18, Stallkamp discloses, the first node comprises the external synchronizing signal receiver ad synchronization adjustment unit (both nodes receive the house reference clock 102, and contain a Sync unit 254, Fig. 2), and serves as cycle master for data transfer (column 3, lines 36-42).

As per claim 19, Stallkamp discloses, one of the first node and the second node serves and the cycle master (column 3, lines 36-42) and the other of the first node and

Art Unit: 2184

the second node includes the synchronization adjustment unit (both nodes receive the house reference clock 102, and contain a Sync unit 254, Fig. 2).

Response to Arguments

5. Applicant's arguments filed 11/5/2009 have been fully considered but they are not persuasive.

Regarding independent claim 1, Applicant has argued on page 9 of the response, that neither Stallkamp nor Domon appear to explicitly disclose, "one of a first node and a second node on an IEEE1394 bus serves as cycle master."

The examiner disagrees, Stallkamp clearly indicates that either may serve as master at column 3, lines 50-54.

Also regarding independent claim 1, the applicant has argued, on page 9 of the response that neither Stallkamp nor Domon disclose, "a first node being configured to transmit first data to the second node at a transfer rate synchronized with a cycle start packet output from the cycle master."

The examiner disagrees. Domon discloses, on page 6, paragraphs 0098-0099, that the digital video player receives, via the 1394 network, DV data isochronously with the bus for conversion. As the timing of the bus is synchronize with the cycle start packet on a 1394 bus, the transfer is therefore synchronized with the cycle start packet.

Further regarding independent claim 1, the applicant has argued, that neither Stallkamp nor Domon discloses, an external synchronizing signal receiver for receiving an external reference signal provided on at least one of the first and second nodes,

The examiner disagrees, the system of Stallkamp clearly provides on each node a Sync unit, which receives the house reference signal, at column 5, lines 10-15.

Furthermore, regarding independent claim 1, the applicant argues that neither Stallkamp nor Domon appear to explicitly disclose, a synchronization adjustment unit for synchronizing a frequency of the cycle start packet output from the cycle master with a frequency of the external reference signal received by the external synchronizing receiver, by carrying out feedback control of a clock source frequency of the cycle master using the external reference signal.

The examiner disagrees. the Sync unit 254 of Stallkamp, provided on each node, receives the reference signal 102 and the isochronous signal of the IEEE1394 bus, and utilizes a feedback loop based logic block to generate the video clock 310. See Figs. 2-4, column 6, lines 1-23.

Finally regarding independent claim 1, the applicant has argued, on page 10 of the response, that the combination of Stallkamp and Domon would not be obvious, because an apparent reason to combine has not been presented.

The examiner disagrees. The motivation for combining the conversion methods of Domon with the synchronization methods of Stallkamp is explicitly taught in Stallkamp. See column 1, lines 59-67 and lines 1-12. Specifically stated here is the need to synchronize the isochronous network, which is based upon the cycle start packet, with the reference signal, in order to prevent the clocks from drifting apart and adversely affecting video playback. The Domon reference discusses transmitting video data between nodes over a 1394 bus but does not provide for synchronization, and therefore the Stallkamp reference remedies this deficiency.

The grounds of rejection to claim 1 are maintained.

Regarding the remaining claims 2-4, 8, 9 and 13-19, the applicant has argued that these claims are allowable for the same reasons as claim 1. As the issues with claim 1 are seen as being overcome, the grounds of rejection to these claims are also maintained. New rejections have been provided for new claims 13-19.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to TUSHAR S. SHAH whose telephone number is (571)270-1970. The examiner can normally be reached on Mon-Fri 7:30am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Dr. Henry Tsai can be reached on 571-272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/595,168 Page 14

Art Unit: 2184

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/T. S. S./ Examiner, Art Unit 2184

/Henry W.H. Tsai/ Supervisory Patent Examiner, Art Unit 2184